IJE TRANSACTIONS A: Basics Vol. 28, No. 10 (October 2015) 1447-1454   

downloaded Downloaded: 282   viewed Viewed: 3026

M. H. Shafiabadi and Y. Safaei Mehrabani
( Received: August 19, 2015 – Accepted: October 16, 2015 )

Abstract    Carbon nanotube field-effect transistors (CNFETs) are a promising candidate to replace conventional metal oxide field-effect transistors (MOSFETs) in the time to come. They have considerable characteristics such as low power consumption and high switching speed. Full adder cell is the main part of the most digital systems as it is building block of subtracter, multiplier, compressor, and other larger circuits. Therefore, it has a direct impact on the overall performance of the entire digital system. In this paper, we have presented two novel full adder cells using both capacitive threshold logic (CTL) and path transistor logic (PTL). The proposed cells have two symmetrical and identical modules to provide Sum and output carry (Cout). Intensive simulations using Synopsys HSPICE tool are run to evaluate the performance metrics of the proposed cells against some state-of-the-art full adders. Simulations are carried out in the presence of varying power supplies, temperatures, and output loads. Moreover, since process variations are a concern at the manufacturing stage of integrated circuits, we have performed Monte Carlo transient analysis to study the robustness of the proposed cells against diameter variations of carbon nanotubes (CNTs). Simulation results demonstrate that the proposed cells outperform their counterparts and exhibit reasonable results.


Keywords    Nanoelectronic, CNFET, Full Adder, CTL, PTL, Low-Power, High-Speed;


چکیده    ترانزیستورهای اثر میدان نانو لوله کربنی (CNFETs) احتمال زیادی دارند تا در آینده جایگزین ترانزیستورهای کلاسیک اثر میدان فلز اکسید (MOSFETs) شوند. آنها دارای مشخصات قابل توجهی همچون مصرف توان پایین و سرعت سوئیچینگ بالا می باشند. سلول تمام جمع کننده از آنجایی که هسته تفریق کننده، ضرب کننده، فشرده کننده و سایر مدارهای بزرگتر می باشد مهمترین بخش اغلب سیستم های دیجیتال می باشد. بنابراین تاثیر مستقیم بر روی کارایی کل سیستم دیجیتال دارد. در این مقاله، با استفاده از منطق آستانه خازنی (CTL) و منطق ترانزیستور عبور (PTL) دو عدد سلول تمام جمع کننده نوین ارائه شده است. سلول های ارائه شده دارای دو عدد ماژول یکسان و متقارن برای تولید سیگنال مجموع و رقم نقلی (Cout) می باشند. با استفاده از ابزار Synopsys HSPICE شبیه سازی های جامعی به منظور ارزیابی پارامترهای سلول های ارائه شده در برابر برخی از روش های نوین انجام شده است. شبیه سازی ها در حضور منبع تغذیه متغیر، دما، و بار خروجی انجام شده اند. علاوه بر این، از آنجایی که تغییرات فرآیند ساخت در مرحله تولید جزو نگرانی های اصلی می باشد، به منظور بررسی مقاومت سلول های ارائه شده در برابر تغییرات قطر نانو لوله های کربنی (CNTs) از تحلیل مونتو کارلو استفاده شده است. نتایج شبیه سازی تصدیق می نمایند که سلول های ارائه شده نسبت به رقیبان خود پیشی گرفته و نتایج منطقی را نشان می دهند.


1.        Moallem, P. and Ehsanpour, M., "A novel design of reversible multiplier circuit", International Journal of Engineering,  Vol. 26, No. 6, (2013), 577-586.

2.        Chang, C.-H., Gu, J. and Zhang, M., "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits", Circuits and Systems I: Regular Papers, IEEE Transactions on,  Vol. 51, No. 10, (2004), 1985-1997.

3.        Mehrabani, Y.S. and Eshghi, M., "Design of an asip processor for MD5 hash algorithm",  IEEE 20th Telecommunications Forum (TELFOR),, (2012), 548-541.

4.        Sharifi, M.A. and Mojallali, H., "Design of IIR digital filter using modified chaotic orthogonal imperialist competitive algorithm", in Fuzzy Systems (IFSC), 13th Iranian Conference on, IEEE, (2013), 1-6.

5.        Hassanpour, H. and Ghadi, A.R., "Image enhancement via reducing impairment effects on image components", International Journal of Engineering-Transactions B: Applications,  Vol. 26, No. 11, (2013), 1267-1274.

6.        Mack, C., "Fifty years of moore's law", Semiconductor Manufacturing, IEEE Transactions on,  Vol. 24, No. 2, (2011), 202-207.

7.        Ketabchi, S., Kianpour, M., Valizadeh, R. and Mahmoodabadi, M.J., "A new technique for image zooming based on the moving least squares", International Journal of Engineering  Transactions C: Aspects,  Vol. 25, No. 2, (2012), 105-110.

8.        Cho, G., Kim, Y.-B., Lombardi, F. and Choi, M., "Performance evaluation of cnfet-based logic gates", in Instrumentation and Measurement Technology Conference, I2MTC'09. IEEE, IEEE, (2009), 909-912.

9.        Moaiyeri, M.H., Chavoshisani, R., Jalali, A., Navi, K. and Hashemipour, O., "High-performance mixed-mode universal min-max circuits for nanotechnology", Circuits, Systems, and Signal Processing,  Vol. 31, No. 2, (2012), 465-488.







10.     Iijima, S., "Helical microtubules of graphitic carbon", Nature,  Vol. 354, No. 6348, (1991), 56-58.

11.     Lin, S., Kim, Y.-B. and Lombardi, F., "Cntfet-based design of ternary logic gates and arithmetic circuits", Nanotechnology, IEEE Transactions on,  Vol. 10, No. 2, (2011), 217-225.

12.     Bobba, S., Zhang, J., Pullini, A., Atienza, D. and De Micheli, G., "Design of compact imperfection-immune cnfet layouts for standard-cell-based logic synthesis", in Proceedings of the Conference on Design, Automation and Test in Europe, European Design and Automation Association, (2009), 616-621.

13.     Navi, K., Momeni, A., Sharifi, F. and Keshavarzian, P., "Two novel ultra high speed carbon nanotube full-adder cells", IEICE Electronics Express,  Vol. 6, No. 19, (2009), 1395-1401.

14.     Navi, K., Moaiyeri, M.H. and Momeni, A., "A low-voltage and energy-efficient full adder cell based on carbon nanotube technology", Nano-micro Letters,  Vol. 2, No. 2, (2010), 114-120.

15.     Navi, K., Sajedi, H.H., Mirzaee, R.F., Moaiyeri, M.H., Jalali, A. and Kavehei, O., "High-speed full adder based on minority function and bridge style for nanoscale", Integration, the VLSI Journal,  Vol. 44, No. 3, (2011), 155-162.

16.     Maleknejad, M., Ghasemi, M. and Keivan, N., "New cntfet-based arithmetic cells with weighted inputs for high performance energy efficient applications", IEICE Transactions on Electronics,  Vol. 96, No. 7, (2013), 1019-1027.

17.     Mehrabani, Y.S., Zareei, Z. and Khademzadeh, A., "A high-speed and high-performance full adder cell based on 32-nm cnfet technology for low voltages", International Journal of High Performance Systems Architecture,  Vol. 4, No. 4, (2013), 196-203.

18.     Mehrabani, Y.S. and Eshghi, M., "A symmetric, multi-threshold, high-speed and efficient-energy 1-bit full adder cell design using cnfet technology", Circuits, Systems, and Signal Processing,  Vol. 34, No. 3, (2015), 739-759.

19.     Deng, J. and Wong, H.P., "A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application—part i: Model of the intrinsic channel region", Electron Devices, IEEE Transactions on,  Vol. 54, No. 12, (2007), 3186-3194.

20.     Deng, J. and Wong, H.P., "A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application—part ii: Full device model and circuit performance benchmarking", Electron Devices, IEEE Transactions on,  Vol. 54, No. 12, (2007), 3195-3205.

21.     Chang, C.-H., Gu, J. and Zhang, M., "A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on,  Vol. 13, No. 6, (2005), 686-695.

22.     Shahidipour, H., Ahmadi, A. and Maharatna, K., "Effect of variability in swcnt-based logic gates", in Integrated Circuits, ISIC'09. Proceedings of the 2009 12th International Symposium on, IEEE, (2009), 252-255.

23.     El Shabrawy, K., Maharatna, K., Bagnall, D. and Al-Hashimi, B.M., "Modeling swcnt bandgap and effective mass variation using a monte carlo approach", Nanotechnology, IEEE Transactions on,  Vol. 9, No. 2, (2010), 184-193.

International Journal of Engineering
E-mail: office@ije.ir
Web Site: http://www.ije.ir